Charge Trapping Mechanism Leading to Sub-60-mV/decade-Swing FETs

In this paper, we present a novel method to reduce the subthreshold swing (SS) of FETs below 60 mV/decade. Through modeling, we directly relate trap charge movement between the gate electrode and the gate dielectric to SS reduction. We experimentally investigate the impact of charge exchange between a Cu gate electrode and a 5-nm-thick amorphous Al2O3 gate dielectric in an InGaZnO4 thin-film transistor. Positive trap charges are generated inside the gate dielectric while the semiconductor is in accumulation. During the subsequent detrapping, the SS diminishes to a minimum value of 46 mV/decade at room temperature. Furthermore, we relate the charge trapping/detrapping effects to a negative capacitance behavior of the Cu/Al2O3 metal–insulator structure.

[1]  P. Friedrichs,et al.  Significantly improved performance of MOSFETs on silicon carbide using the 15R-SiC polytype , 1999, IEEE Electron Device Letters.

[2]  Tetsuo Tsutsui,et al.  A source of negative capacitance in organic electronic devices observed by impedance spectroscopy: Self-heating effects , 2014 .

[3]  N. M. Johnson,et al.  Negative capacitance in forward biased hydrogenated amorphous silicon p+-i-n+ diodes , 1999 .

[4]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[5]  Jenn‐Fang Chen,et al.  Low frequency negative capacitance behavior of molecular beam epitaxial GaAs n-low temperature-i-p structure with low temperature layer grown at a low temperature , 1998 .

[6]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[7]  A. Ionescu,et al.  Demonstration of subthrehold swing smaller than 60mV/decade in Fe-FET with P(VDF-TrFE)/SiO2 gate stack , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  S. Datta,et al.  Sub-kT/q Switching in Strong Inversion in PbZr0.52Ti0.48O3 Gated Negative Capacitance FETs , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[9]  P. Ajayan,et al.  A subthermionic tunnel field-effect transistor with an atomically thin channel , 2015, Nature.

[10]  C. D. Wang,et al.  Accurate electrical characterization of forward AC behavior of real semiconductor diode: giant negative capacitance and nonlinear interfacial layer , 2003 .

[11]  H. Takenouti,et al.  Impedance measurement on Pb/H2SO4 batteries , 1977 .

[12]  M. Buchanan,et al.  Negative capacitance effect in semiconductor devices , 1998 .

[13]  Ankit Jain,et al.  Stability Constraints Define the Minimum Subthreshold Swing of a Negative Capacitance Field-Effect Transistor , 2014, IEEE Transactions on Electron Devices.

[14]  C. Champness,et al.  Anomalous inductive effect in selenium Schottky diodes , 1990 .

[15]  Isabelle Ferain,et al.  Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors , 2011, Nature.

[16]  Edward S. Yang,et al.  Negative capacitance at metal-semiconductor interfaces , 1990 .

[17]  Gerhard Tröster,et al.  Positive charge trapping phenomenon in n-channel thin-film transistors with amorphous alumina gate insulators , 2016 .

[18]  W. Schaff,et al.  Erratum: "Negative capacitance of GaAs homojunction far-infrared detectors" (Appl. Phys. Lett. 74, 3167 (1999)) , 1999 .

[19]  A. O'Neill,et al.  Experimental observation of negative capacitance in ferroelectrics at room temperature. , 2014, Nano letters.

[20]  P. Winokur,et al.  Simple technique for separating the effects of interface traps and trapped‐oxide charge in metal‐oxide‐semiconductor transistors , 1986 .

[21]  P.B. Griffin,et al.  Impact ionization MOS (I-MOS)-Part I: device and circuit simulations , 2005, IEEE Transactions on Electron Devices.

[22]  Xiaoqing Pan,et al.  Experimental evidence of ferroelectric negative capacitance in nanoscale heterostructures , 2011, 1103.4419.

[23]  Charging And Intrinsic-leakage Current Peaks In Thin Silicon-dioxide Films , 1997, 1997 Symposium on VLSI Technology.

[24]  A. Jonscher.  The physical origin of negative capacitance , 1986 .

[25]  M. B. Das,et al.  Backgate-induced characteristics of ion-implanted GaAs MESFET's , 1987, IEEE Transactions on Electron Devices.

[26]  H. Ohta,et al.  Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors , 2004, Nature.

[27]  Ultra-low voltage (0.1V) operation of Vth self-adjusting MOSFET and SRAM cell , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[28]  Sayeef Salahuddin,et al.  Room-temperature negative capacitance in a ferroelectric-dielectric superlattice heterostructure. , 2014, Nano letters.

[29]  J. Bisquert,et al.  Negative capacitance caused by electron injection through interfacial states in organic light-emitting diodes , 2006 .

[30]  T. Noguchi,et al.  Negative Capacitance of Silicon Diode with Deep Level Traps , 1980 .

[31]  A Thin-Film Transistor With High Drain Current Induced by a Trap-Assisted Electric Double Layer , 2016, IEEE Transactions on Electron Devices.

[32]  Kaustav Banerjee,et al.  Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture , 2002, Proceedings International Symposium on Quality Electronic Design.

[33]  B. Ruhstaller,et al.  52.1: Analysis of Self‐Heating and Negative Capacitance in Organic Semiconductors Devices , 2015 .

[34]  Ganggang Zhang,et al.  Negative capacitance in light-emitting devices , 2009 .