Abstract A method is described for making direct characterizations of the early part of the intrinsic electromigration fail-time distribution of interconnects. The method involves stressing a large number of test lines only long enough for a relatively few lines to fail, enough to characterize the percentile of interest. Groups of test lines are electrically monitored to detect failures without having to measure individually the many lines on test. Two types of deep censoring (DC) are described: DC without removals (where more than one line failure in a group can be detected with confidence) and DC with removals (where, when one failure occurs, the other lines in the group are removed from the test). Sample estimates of sigma and of one or more early percentiles of the distribution are corrected for bias and their confidence limits calculated. DC offers important benefits over the present practice of placing tens of test lines on test to obtain sample estimates of t50 and σ that are used to extrapolate to the early part of the loge(fail-time) distribution. The benefits are reduced testing times, better confidence of the sample estimates of early percentages of the distribution, and the ability to detect extrinsic fail-time populations. A detailed procedure to implement the method is provided in the appendix.
[1]
J. Filliben.
The Probability Plot Correlation Coefficient Test for Normality
,
1975
.
[2]
Donald B. Owen,et al.
Survey of Properties and Applications of the Noncentral t-Distribution
,
1968
.
[3]
J. R. Lloyd,et al.
The electromigration failure distribution: The fine‐line case
,
1991
.
[4]
Harry A. Schafft,et al.
Deep-censoring method for early reliability assessment
,
2000,
2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).
[5]
Hisao Kawasaki,et al.
Electromigration early failure distribution in submicron interconnects
,
1999
.
[6]
J. A. Lechner,et al.
Statistics for electromigration testing
,
1988
.
[7]
C.V. Thompson,et al.
A new electromigration testing technique for rapid statistical evaluation of interconnect technology
,
1986,
IEEE Electron Device Letters.