A system level optimization of on-chip thermoelectric cooling via Taguchi-Grey method