Temperature-aware software-based self-testing for delay faults

Delay defects under high temperature have been one of the most critical factors to affect the reliability of computer systems, and the current test methods don't address this problem properly. In this paper, a temperature-aware software-based self-testing (SBST) technique is proposed to self-heat the processors within a high temperature range and effectively test delay faults under high temperature. First, it automatically generates high-quality test programs through automatic test instruction generation (ATIG), and avoids over-testing caused by nonfunctional patterns. Second, it exploits two effective powerintensive program transformations to self-heat up the processors internally. Third, it applies a greedy algorithm to search the optimized schedule of the test templates in order to generate the test program while making sure that the temperature of the processor under test is within the specified range. Experimental results show that the generated program is successful to guarantee delay test within the given temperature range, and achieves high test performance with functional patterns.

[1]  Petru Eles,et al.  An efficient temperature-gradient based burn-in technique for 3D stacked ICs , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Petru Eles,et al.  Multi-temperature testing for core-based system-on-chip , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[3]  Qiang Xu,et al.  On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Matteo Sonza Reorda,et al.  Microprocessor Software-Based Self-Testing , 2010, IEEE Design & Test of Computers.

[5]  Petru Eles,et al.  A heuristic for thermal-safe SoC test scheduling , 2007, 2007 IEEE International Test Conference.

[6]  C. P. Ravikumar,et al.  Test Strategies for Low Power Devices , 2008, 2008 Design, Automation and Test in Europe.

[7]  Srivaths Ravi,et al.  Systematic Software-Based Self-Test for Pipelined Processors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Sujit Dey,et al.  Embedded Software-Based Self-Test for Programmable Core-Based Designs , 2002, IEEE Des. Test Comput..

[9]  Dimitris Gizopoulos,et al.  Low Energy Online Self-Test of Embedded Processors in Dependable WSN Nodes , 2012, IEEE Transactions on Dependable and Secure Computing.

[10]  Paolo Bernardi,et al.  A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[11]  Hideo Fujiwara,et al.  Instruction-Based Self-Testing of Delay Faults in Pipelined Processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Ying Zhang,et al.  Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Ying Zhang,et al.  Automatic Test Program Generation for Out-of-Order Superscalar Processors , 2012, 2012 IEEE 21st Asian Test Symposium.