论文信息 - 70% read margin enhancement by VTH mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor by zero additional cost, post-process, local electron injection

70% read margin enhancement by VTH mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor by zero additional cost, post-process, local electron injection

A VTH mismatch self-repair scheme in 6T-SRAM with asymmetric PG transistor by post-process local electron injection is proposed for the first time. The asymmetric VTH shift is doubled from the conventional scheme without process and area penalty. Measurement results show 24% increase in SNM without write degradation by the asymmetric PG transistor. 70% read margin enhancement is achieved by the proposed scheme.

[1] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[2] M.C. Kim,et al. Nonvolatile-Memory Characteristics of $\hbox{AlO}^{-}$ -Implanted $\hbox{Al}_{2}\hbox{O}_{3}$ , 2009, IEEE Electron Device Letters.