A fast-settling CMOS op amp for SC circuits with 90-dB DC gain

A technique that combines the high-frequency behavior of a single-stage op amp with the high DC gain of a multistage design is presented. This technique is based on the concept that a very high DC gain can be achieved in combination with any unity-gain frequency achievable by a (folded-) cascode design. Bode-plot measurements for an op amp realized in a 1.6- mu m process show a DC gain of 90 dB and a unity-gain frequency of 116 MHz (16-pF load). Settling measurements with a feedback factor of 1/3 show a fast single-pole settling behavior corresponding to a closed-loop bandwidth of 18 MHz (35-pF load) and a settling accuracy better than 0.03%. This technique does not cause any loss in output voltage swing. At a supply voltage of 5.0 V an output swing of about 4.2 V is achieved without loss in DC gain. The above advantages are achieved with a 30% increase in chip area and a 15% increase in power consumption. >

[1]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[2]  Bedrich J. Hosticka.  Improvement of the gain of MOS amplifiers , 1979 .

[3]  M. A. Copeland,et al.  Dynamic amplifier for m.o.s. technology , 1979 .

[4]  R. Brodersen,et al.  Considerations for high-frequency switched-capacitor ladder filters , 1980 .

[5]  Bedrich J. Hosticka,et al.  Dynamic CMOS amplifiers , 1980 .

[6]  Kenneth W. Martin,et al.  Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters , 1981 .

[7]  H.J. De Man,et al.  Adaptive biasing CMOS amplifiers , 1982, IEEE Journal of Solid-State Circuits.

[8]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[9]  Stephen Wong,et al.  Impact of Scaling on MOS Analog Performance , 1983 .

[10]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[11]  P.J.A. Naus,et al.  A CMOS Stereo 16 Bit D/A Converter for Digital Audio , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[12]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[13]  Paul R. Gray,et al.  A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral , 1987 .

[14]  P. R. Gray,et al.  A positive-feedback transconductance amplifier with applications to high-frequency, high-Q CMOS switched-capacitor filters , 1988 .

[15]  B. Song.  A 10.7-MHz switched-capacitor bandpass filter , 1989 .

[16]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[17]  David J. Allstot,et al.  An active-feedback cascode current source , 1990 .