Novel adaptive blind calibration technique of time-skew mismatches for any channel time-interleaved analogue-to-digital converters

This article presented a novel digital blind calibration technique of time-skew mismatches for time-interleaved analogue-to-digital converter (TI-ADC). Based on the frequency-shifted and derived operation, the spurious signals could be reconstructed and subtracted from the sampled signal adaptively. The main advantage of the proposed calibration technique is applicable to any channel TI-ADC and could achieve higher performance in comparison with the state-of-the-arts. Numerical simulations and experimental results have demonstrated that the proposed calibration technique could significantly improve the signal to noise and distortion ratio (SNDR) and spurious-free dynamic range (SFDR) of the TI-ADC system.

[1]  G. K. De Teyou,et al.  Adaptive and joint blind calibration of gain, time-skew and bandwidth mismatch errors in time-interleaved ADCs , 2015 .

[2]  Mohammad Yavari,et al.  Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Rolf Unbehauen,et al.  Adaptive calibration techniques for time-interleaved ADCs , 2001 .

[4]  Hong Zhang,et al.  All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yun Chiu,et al.  A 23-mW 24-GS/s 6-bit Voltage-Time Hybrid Time-Interleaved ADC in 28-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[6]  Masanori Furuta,et al.  All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  T. Yamawaki,et al.  LMS calibration of sampling timing for time-interleaved A/D converters , 2009 .

[8]  Rui Paulo Martins,et al.  1.2-V, 10-bit, 60-360 MS/s time-interleaved pipelined analog-to-digital converter in 0.18 μm CMOS with minimised supply headroom , 2010, IET Circuits Devices Syst..

[9]  Duc Minh Nguyen,et al.  All-Digital Calibration of Timing Skews for TIADCs Using the Polyphase Decomposition , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Jae-Won Nam,et al.  A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation , 2018, IEEE Journal of Solid-State Circuits.