Logic synthesis for manufacturability

Design optimization during synthesis is for area and/or performance while optimization for yield occurs at the layout level. To obtain abstraction level for yield optimization by introducing an interesting approach to yield-driven logic synthesis. Design for manufacturability denotes all techniques designers use to estimate and control yield and robustness during the design phase, prior to manufacturing.

[1]  Jitendra Khare,et al.  Manufacturability and testability oriented synthesis , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[2]  I. Koren,et al.  Yield enhancement vs. performance improvement in VLSI circuits , 1995, Proceedings of International Symposium on Semiconductor Manufacturing.

[3]  Wojciech Maly,et al.  Performance-manufacturability tradeoffs in IC design , 1998, Proceedings Design, Automation and Test in Europe.

[4]  Wojciech Maly,et al.  Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs , 1996, Proceedings of International Conference on Computer Aided Design.

[5]  J. Khare,et al.  Manufacturability analysis of standard cell libraries , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[6]  Jitendra Khare,et al.  Maximizing wafer productivity through layout optimizations , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[7]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.

[8]  I. Koren,et al.  Layout-synthesis techniques for yield enhancement , 1995 .

[9]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[10]  Wojciech Maly,et al.  Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs , 1996, ICCAD 1996.