Solving 28 nm I/O circuit reliability issue due to IC design weakness
暂无分享,去创建一个
Yi Chao Low | Pik Kee Tan | Soon Leng Tan | Yuzhe Zhao | Jeffrey Lam | P. K. Tan | J. Lam | Yuzhe Zhao
[1] Vladimir Kraz,et al. Origins of EOS in manufacturing environment and its classification , 2009, 2009 31st EOS/ESD Symposium.
[2] Albert Wang. On-Chip Esd Protection for Integrated Circuits: An IC Design Perspective , 2002 .
[3] L. Zhu,et al. Application of laser deprocessing technique in PFA on chemical over-etched on bond-pad issue , 2016, Microelectron. Reliab..
[4] H. H. Yap,et al. A sample preparation methodology to reduce sample edge unevenness and improve efficiency in delayering the 20-nm node IC chips , 2015, 2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[5] Jean-Jacques Hajjar,et al. Non-EOS root causes of EOS-like damage , 2014, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014.
[6] R. Gaertner,et al. Poor grounding — Major contributor to EOS , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.
[7] Shi-Jie Wen,et al. System level EOS case studies not due to excessive voltages , 2013, 2013 35th Electrical Overstress/Electrostatic Discharge Symposium.
[8] Ran He,et al. Top-down delayering to expose large inspection area on die side-edge with Platinum (Pt) deposition technique , 2015, Microelectron. Reliab..
[9] T. Smedes,et al. Characterization methods to replicate EOS fails , 2014, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014.