A 256×256 separable transform CMOS imager

This paper discusses a 256times256 computational imager capable of performing separable transforms. Unlike traditional imagers, this imager performs computation on-chip and in- pixel. The primary computation performed is a separable matrix transformation. Several developments were made since a previous matrix transform imager to expand functionality and resolution. New circuit design emphasized dynamic range, accuracy, and speed. This architecture includes a novel overlapping block scheme allowing 8times8 general separable 2-D convolutions as well as 16times16 block transforms.

[1]  Barry Fowler,et al.  A 640×512 CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC , 1999 .

[2]  Paul Hasler,et al.  A Low-Power, Compact, Adaptive Logarithmic Transimpedance Amplifier Operating Over Seven Decades of Current , 2007, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  R. Ginosar,et al.  A random access photodiode array for intelligent image capture , 1991, 17th Convention of Electrical and Electronics Engineers in Israel.

[4]  Larry H. Matthies,et al.  Multiresolution image sensor , 1997, IEEE Trans. Circuits Syst. Video Technol..

[5]  Andreas G. Andreou,et al.  A 590,000 transistor 48,000 pixel, contrast sensitive, edge enhancing, CMOS imager-silicon retina , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[6]  A. El Gamal,et al.  A 640/spl times/512 CMOS image sensor with ultra wide dynamic range floating-point pixel-level ADC , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[7]  R. McFadyen,et al.  Gain-compensated logarithmic amplifier , 1965 .

[8]  P. Hasler,et al.  MATIA: a programmable 80 /spl mu/W/frame CMOS block matrix transform imager architecture , 2006, IEEE Journal of Solid-State Circuits.

[9]  Guang Yang,et al.  Dynamically reconfigurable vision with high performance CMOS active pixel sensors (APS) , 2002, Proceedings of IEEE Sensors.

[10]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[11]  Venkatesh Srinivasan,et al.  A 531 nW/MHz, 128/spl times/32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).