A 64-PE folded-torus intra-chip communication fabric for guaranteed throughput in Network-on-Chip based applications
暂无分享,去创建一个
[1] Joo-Young Kim,et al. A 125 GOPS 583 mW Network-on-Chip Based Parallel Processor With Bio-Inspired Visual Attention Engine , 2009, IEEE Journal of Solid-State Circuits.
[2] Donghyun Kim,et al. A 125GOPS 583mW Network-on-Chip Based Parallel Processor with Bio-inspired Visual-Attention Engine , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Sudhakar Yalamanchili,et al. A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks , 1995, IEEE Trans. Parallel Distributed Syst..
[4] Sudhakar Yalamanchili,et al. Interconnection Networks , 2011, Encyclopedia of Parallel Computing.
[5] Saurabh Dighe,et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[7] Shorin Kyo,et al. An Integrated Memory Array Processor for Embedded Image Recognition Systems , 2007, IEEE Transactions on Computers.
[8] A. Alvandpour,et al. A 5.1GHz 0.34mm2 Router for Network-on-Chip Applications , 2007, 2007 IEEE Symposium on VLSI Circuits.
[9] T. Mohsenin,et al. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling , 2008, 2008 IEEE Symposium on VLSI Circuits.
[10] Hyunseok Lee,et al. SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).