CBSC pipelined ADC with comparator preset, and comparator delay compensation

We present a differential comparator-based switched-capacitor (CBSC) pipelined ADC with comparator preset, and comparator delay compensation. Compensating for the comparator delay by digitally adjusting the comparator threshold improves the ADC resolution 23 times. The ADC is manufactured in a 90nm CMOS technology. The ADC core is 0.85mm × 0.35mm, with a 1.2V supply for the core and 1.8V for the input switches. The ADC has an effective number of bits (ENOB) of 7.05-bit, and a power dissipation of 8.5mW at 60MS/s.

[1]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Carsten Wulff.  Efficient ADCs for nano-scaleCMOS Technology , 2008 .

[3]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[4]  Soon-Kyun Shin,et al.  A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[5]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[6]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.

[8]  Christer Svensson,et al.  A 1 GHz linearized CMOS track-and-hold circuit , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).