Combined control flow dominated and data flow dominated high-level synthesis

This paper presents the design of a Videophone Coder-Decoder Motion Estimator using two High-Level Synthesis tools. Indeed, the combination of a Control Flow Dominated part (complex communication protocol) with a Data Flow Dominated part (high throughput computations) makes this circuit difficult to be synthesized by a single HLS tool. The combination of two HLS tools for the high-level design of this operator required the definition of a sophisticated design flow allowing mixed-level and multi-language simulations. When compared to design starting from RTL specifications, HLS induces only a negligible area overhead of 5%, and provides gain in description length (divided by 5), design time and flexibility.

[1]  Yves Durand,et al.  A single chip videophone video encoder/decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Ron Miller,et al.  Behavioral Synthesis Methodology for HDL-Based Specification and Validation , 1995, 32nd Design Automation Conference.

[3]  Hong Ding,et al.  Structured Design Methodology for High-Level Design , 1994, 31st Design Automation Conference.

[4]  Jos Huisken,et al.  PHIDEO: a silicon compiler for high speed algorithms , 1991, Proceedings of the European Conference on Design Automation..

[5]  Wayne Wolf,et al.  Architectural Optimization Methods for Control-Dominated Machines , 1991 .

[6]  Pierre G. Paulin,et al.  High-level synthesis and codesign methods: An application to a Videophone Codec , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[7]  Paul Vanoostende,et al.  On the use of VHDL-based behavioral synthesis for telecom ASIC design , 1995 .

[8]  David Lawrence Johannsen.  Silicon compilation , 1989 .

[9]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[10]  S. M. Wu,et al.  The IBM High-Level Synthesis System , 1991 .

[11]  Donald E. Thomas,et al.  The system architect's workbench , 1988, DAC '88.

[12]  Zebo Peng.  Synthesis of VLSI Systems with the CAMAD Design Aid , 1986, 23rd ACM/IEEE Design Automation Conference.

[13]  Daniel Gajski,et al.  Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.

[14]  Jörg Biesenack,et al.  The Siemens high-level synthesis system CALLAS , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Thomas E. Fuhrman,et al.  Industrial extensions to university high level synthesis tools: making it work in the real world , 1991, 28th ACM/IEEE Design Automation Conference.

[16]  Giovanni De Micheli,et al.  The Olympus synthesis system , 1990, IEEE Design & Test of Computers.

[17]  Hugo De Man,et al.  Synthesis of High Throughput DSP ASICs Using Application Specific Datapaths , 1994 .