Transmission Line Pulse Testing of the ESD Protection Structures of ICs .-A Failure Analysts Perspective .

The IC industry continues to find ways to improve the ability to correlate the electrical failure signature of devices with the physical failure location using different techniques. The purpose of this work is to show that improved transmission line pulse (TLP) testing technique of ESD (ElectroStatic Discharge) protection structures can provide accurate identification of leakage current to better identify where ESD stress testing should stop and failure analysis should begin. Besides the traditional current and voltage measurements at the Device Under Test (DUT), this new TLP testing technique includes the ability to correct for the measurement system losses for improved accuracy. The pulse width of the TLP is chosen to provide the same current amplitude damage level (electrical) as is found in the Human Body Model (HBM) ESD stress testing. This allows a one to one correlation between the two methods and hence the means to correlate the electrical damage of the device and the physical location of the failure site. An SCR (Silicon Controlled Rectifier) device is used as an example.

[1]  N. Khurana,et al.  ESD on CHMOS Devices - Equivalent Circuits, Physical Models and Failure Mechanisms , 1985, 23rd International Reliability Physics Symposium.

[2]  D. B. Krakauer.  ESD protection in a 3.3 V sub-micron silicided CMOS technology , 1993 .

[3]  Katsuhiko Kubota,et al.  Photon emission study of ESD protection devices under second breakdown conditions , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[4]  K. Parat,et al.  Melt filaments in n+pn+ lateral bipolar ESD protection devices , 1996, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[5]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[6]  X. Guggenmos,et al.  Does The Esd-failure Current Obtained By Transmissionline Pulsing Always Correlate To Human Body Model Tests? , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[7]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[8]  G. Notermans.  On the use of n-well resistors for uniform triggering of ESD protection elements , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[9]  G. Notermans,et al.  Pitfalls when correlating TLP, HBM and MM testing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[10]  H. Gieser,et al.  Very fast transmission line pulsing of integrated structures and the charged device model , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C.

[11]  G. Notermans,et al.  High voltage resistant ESD protection circuitry for 0.5 /spl mu/m CMOS OTP/EPROM programming pin , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[12]  Timothy J. Maloney,et al.  Basic ESD and I/O Design , 1998 .

[13]  Philippe Roussel,et al.  A compact model for the grounded-gate nMOS transistor behaviour under CDM ESD stress☆ , 1998 .

[14]  W.R. Anderson,et al.  ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[15]  S. Beebe,et al.  Characterization, modeling, and design of ESD protection circuits , 1998 .

[16]  J.C. Smith.  A substrate triggered lateral bipolar circuit for high voltage tolerant ESD protection applications , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[17]  H. Wolf,et al.  Analyzing the switching behavior of ESD-protection transistors by very fast transmission line pulsing , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[18]  Jeremy C. Smith.  An anti-snapback circuit technique for inhibiting parasitic bipolar conduction during EOS/ESD events , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[19]  W. Fichtner,et al.  Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[20]  Guido Groeseneken,et al.  Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing , 1999 .

[21]  Guido Groeseneken,et al.  Influence of gate length on ESD-performance for deep sub micron CMOS technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[22]  K. Cheung.  Plasma-charging damage and ESD, help each other? , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[23]  M. Stecher,et al.  Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).