FPGA implementation of vertically parallel minimum and maximum values determination in array of numbers

The vertically parallel method and structures for calculating maximum and minimum values in one-dimensional and two-dimensional arrays have been developed. Developed structures have been implemented using FPGA. Parameters of the structures have been estimated.