High quality interpoly dielectrics deposited on the nitrided-polysilicon for nonvolatile memory devices

In this study, a NH/sub 3/ with RTA N/sub 2/O process to incorporate nitrogen at dielectric/polysilicon interface has demonstrated an improvement in the integrity of the polyoxide. The polyoxide deposited on these nitrided polysilicon films with the additional N/sub 2/O densification on TEOS exhibits a lower leakage current, higher electric breakdown field, higher electron barrier height, lower electron trapping rate, and much higher charge-to-breakdown than the as-deposited polyoxide. SIMS result shows the incorporation of nitrogen at the polyoxide/poly-1 interface, which improves electrical properties in return. Polyoxides formed by this method can achieve a high breakdown field up to 19 MV/cm and charge-to-breakdown more than 20 C/cm/sup 2/. This process appears to be a very attractive alternative for conventional polyoxides.

[1]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[2]  D. Sharma,et al.  High-field stressing of LPCVD gate oxides , 1997, IEEE Electron Device Letters.

[3]  Andrew G. Glen,et al.  APPL , 2001 .

[4]  C. Cobianu,et al.  On the electrical conduction in the interpolysilicon dielectric layers , 1993, IEEE Electron Device Letters.

[5]  Tan Fu Lei,et al.  Characterization of polysilicon oxides thermally grown and deposited on the polished polysilicon films , 1998 .

[6]  Tan Fu Lei,et al.  The characteristics of polysilicon oxide grown in pure N/sub 2/O , 1996 .

[7]  Tan Fu Lei,et al.  Polyoxides grown on n/sup +/ polysilicon , 1997 .

[8]  L. Faraone,et al.  Characterization of thermally oxidized n+polycrystalline silicon , 1985, IEEE Transactions on Electron Devices.

[9]  Chao‐Sung Lai,et al.  The TEOS CVD oxide deposited on phosphorus in situ doped polysilicon with rapid thermal annealing , 1997 .

[10]  H. Wallinga,et al.  Deposited inter-polysilicon dielectrics for nonvolatile memories , 1999 .

[11]  D. Kerr,et al.  Evidence for surface asperity mechanism of conductivity in oxide grown on polycrystalline silicon , 1977 .

[12]  T. Sheng,et al.  Polysilicon / SiO2 Interface Microtexture and Dielectric Breakdown , 1982 .

[13]  L. Faraone,et al.  Thermal SiO2films on n+polycrystalline silicon: Electrical conduction and breakdown , 1986, IEEE Transactions on Electron Devices.

[14]  Horng-Chih Lin,et al.  Improving radiation hardness of EEPROM/flash cell by N2O annealing , 1998, IEEE Electron Device Letters.

[15]  RTP annealings for high-quality LPCVD interpolysilicon dielectric layers , 1998 .

[16]  S. Wilson,et al.  Rapid Thermal Annealed Low Pressure Chemical‐Vapor‐Deposited SiO2 as Gate Dielectric in Silicon MOSFET's , 1987 .

[17]  T. Lei,et al.  The electrical characteristics of polysilicon oxide grown in pure N/sub 2/O , 1995 .

[18]  Tan Fu Lei,et al.  Improvement of polysilicon oxide characteristics by fluorine incorporation , 1994 .

[19]  E. Rimini,et al.  Electrical characterization of ultra-shallow junctions formed by diffusion from a CoSi/sub 2/ layer , 1997 .

[20]  Chenming Hu,et al.  Polarity asymmetry of oxides grown on polycrystalline silicon , 1988 .

[21]  L. Faraone,et al.  Surface Roughness and Electrical Conduction of Oxide/Polysilicon Interfaces , 1986 .

[22]  Anthony I. Chou,et al.  IMPROVEMENT OF ULTRATHIN GATE OXIDE AND OXYNITRIDE INTEGRITY USING FLUORINE IMPLANTATION TECHNIQUE , 1997 .

[23]  Chul-Hi Han,et al.  High-performance EEPROMs using N- and P-channel polysilicon thin-film transistors with electron cyclotron resonance N 2 O-plasma oxide , 1999 .

[24]  D. A. Fraser,et al.  The physics of semiconductor devices , 1986 .

[25]  Tan Fu Lei,et al.  e Characteristics of Polysilicon xide Grown in Pure N2O , 1996 .

[26]  Kuo-Ching Huang,et al.  Improved programming performance of EEPROM/flash cell using post-poly-Si gate N2O annealing , 1999 .