Test pattern decompression using a scan chain
暂无分享,去创建一个
[1] Arno Kunzmann. Efficient random testing with global weights , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.
[2] Jacob Savir. Reducing the MISR Size , 1996, IEEE Trans. Computers.
[3] Krishnendu Chakrabarty,et al. Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[4] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[5] B. Koneman,et al. LFSR-Coded Test Patterns for Scan Designs , 1993 .
[6] Wilfried Daehn,et al. Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.
[7] Janak H. Patel,et al. Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[8] John P. Hayes,et al. Testing ICs: Getting to the Core of the Problem , 1996, Computer.
[9] Huaguo Liang,et al. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters , 2001, J. Electron. Test..
[10] Bernard Courtois,et al. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.