Routability driven modification method of monotonic via assignment for 2-layer Ball Grid Array packages

Ball grid array packages in which I/O pins are arranged in a grid array pattern realize a number of connections between chips and a printed circuit board, but it takes much time in manual routing. We propose a fast routing method for 2-layer ball grid array packages to support designers. Our method distributes wires evenly on top layer and increases completion ratio of nets by improving via assignment iteratively.

[1]  Atsushi Takahashi,et al.  Global routing by iterative improvements for two-layer ball grid array packages , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Chia-Chun Tsai,et al.  An even wiring approach to the ball grid array package routing , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[3]  Atsushi Takahashi,et al.  A Via Assignment and Global Routing Method for 2-Layer Ball Grid Array Packages , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Tatsuo Ohtsuki,et al.  A BGA Package Routing Algorithm on Sketch Layout System , 1997 .

[5]  Wayne Wei-Ming Dai,et al.  Single-layer fanout routing and routability analysis for Ball Grid Arrays , 1995, ICCAD.

[6]  Chia-Chun Tsai,et al.  NEWS: a net-even-wiring system for the routing on a multilayer PGA package , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..