An integrated CMOS RF synthesizer for 802.11a wireless LAN

A frequency synthesizer combining a relatively large tuning range (4.12-4.72 GHz) with a low noise sensitivity is presented. A stable fine-tuning loop is combined with an unstable coarse-tuning loop in parallel. As a result, a stable phase-locked loop (PLL) with a relatively wide tuning range and a moderate level of reference spurs is obtained. By adding a resistorless coarse-tuning loop, the tuning range was increased by a factor of four with no penalty in terms of phase noise, reference spurs, and settling speed. Also, the additional chip area and power consumption are negligible. The CMOS PLL circuit fabricated in a 0.25-/spl mu/m technology is aimed at multiband WLAN transceivers.

[1]  H. Greenhouse,et al.  Design of Planar Rectangular Microelectronic Inductors , 1974 .

[2]  H. Gustat,et al.  An integrated CMOS PLL for low-jitter applications , 2002 .

[3]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .

[5]  H.C. Luong,et al.  A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[6]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[7]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[8]  William J. Kaiser,et al.  A 900 MHz, 2.5 mA CMOS frequency synthesizer with an automatic SC tuning loop , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[10]  B. Tillack,et al.  Modular integration of high-performance SiGe:C HBTs in a deep submicron, epi-free CMOS process , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[11]  Deog-Kyoon Jeong,et al.  A fully-integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[12]  T.H. Lee,et al.  A physical model for planar spiral inductors on silicon , 1996, International Electron Devices Meeting. Technical Digest.