Low-power technique of scan-based design for test

Details of an advanced scan tree structure for test power reduction, and the novel approach of rate of bit propagation which is used to estimate power consumption, are presented. Test power consumptions for advanced scan tree and traditional scan chains are compared.

[1]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[2]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  S. Chakravarty,et al.  Two techniques for minimizing power dissipation in scan circuits during test application , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[4]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .