Performance-driven assignment and mapping for reliable networks-on-chips

Network-on-chip (NoC) communication architectures present promising solutions for scalable communication requests in large system-on-chip (SoC) designs. Intellectual property (IP) core assignment and mapping are two key steps in NoC design, significantly affecting the quality of NoC systems. Both are NP-hard problems, so it is necessary to apply intelligent algorithms. In this paper, we propose improved intelligent algorithms for NoC assignment and mapping to overcome the drawbacks of traditional intelligent algorithms. The aim of our proposed algorithms is to minimize power consumption, time, area, and load balance. This work involves multiple conflicting objectives, so we combine multiple objective optimization with intelligent algorithms. In addition, we design a fault-tolerant routing algorithm and take account of reliability using comprehensive performance indices. The proposed algorithms were implemented on embedded system synthesis benchmarks suite (E3S). Experimental results show the improved algorithms achieve good performance in NoC designs, with high reliability.

[1]  Yun Pan,et al.  A general communication performance evaluation model based on routing path decomposition , 2011, Journal of Zhejiang University SCIENCE C.

[2]  Xiaowen Wu,et al.  Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems , 2011, IEEE Transactions on Parallel and Distributed Systems.

[3]  Ming Gu,et al.  Optimal odd-periodic complementary sequences for diffuse wireless optical communications , 2012 .

[4]  Norman P. Jouppi,et al.  Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[5]  Ellips Masehian,et al.  Multi-objective robot motion planning using a particle swarm optimization model , 2010, Journal of Zhejiang University SCIENCE C.

[6]  Paul Ampadu,et al.  A Flexible Parallel Simulator for Networks-on-Chip With Error Control , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jun-Bo Wang,et al.  Optimal training sequences for indoor wireless optical communications , 2012 .

[8]  Rabindra Ku,et al.  A Multi-Objective Evolutionary Algorithm Based Optimization Model for Network-on-Chip Synthesis , 2007 .

[9]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Marius Strum,et al.  A Multi-objective Adaptive Immune Algorithm for NoC mapping , 2009, 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC).

[11]  Sangita Gupta,et al.  A delay optimal coterie on the k-dimensional folded Petersen graph , 2003, J. Parallel Distributed Comput..

[12]  A. Rama Mohan Rao,et al.  A scatter search algorithm for stacking sequence optimisation of laminate composites , 2005 .

[13]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[14]  M. V.C. da Silva,et al.  Power-aware multi-objective evolutionary optimisation for application mapping on network-on-chip platforms , 2010 .

[15]  Radu Marculescu,et al.  Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[16]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[17]  Xiaoyu Song,et al.  BDD variable ordering by scatter search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[18]  Rabindra Ku Jena,et al.  A Multi-Objective Evolutionary Algorithm Based Optimization Model for Network-on-Chip Synthesis , 2007, Fourth International Conference on Information Technology (ITNG'07).

[19]  Chita R. Das,et al.  Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[20]  Gu-Yeon Wei,et al.  Process Variation Tolerant 3T1D-Based Cache Architectures , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[21]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[22]  Paolo Prinetto,et al.  Reliability in Application Specific Mesh-Based NoC Architectures , 2008, 2008 14th IEEE International On-Line Testing Symposium.