Low-Complexity Concatenated LDPC-Staircase Codes

A low-complexity soft-decision concatenated FEC scheme, consisting of an inner LDPC code and an outer staircase code, is proposed. The inner code is tasked with reducing the bit error probability below the outer-code threshold. The concatenated code is obtained by optimizing the degree distribution of the inner-code ensemble to minimize estimated data-flow, for various choices of outer staircase codes. A key feature that emerges from this optimization is that it pays to leave some inner codeword bits completely uncoded, thereby greatly reducing a significant portion of the decoding complexity. The tradeoff between required signal-to-noise ratio and decoding complexity of the designed codes is characterized by a Pareto frontier. Computer simulations of the resulting codes reveals that the net coding-gains of existing designs can be achieved with up to 71% reduction in complexity. A hardware-friendly quasi-cyclic construction is given for the inner codes, which can realize an energy-efficient decoder implementation, and even further complexity reductions via a layered message-passing decoder schedule.

[1]  Yoshiaki Konishi,et al.  Soft-Decision-Based Forward Error Correction for 100 Gb/s Transport Systems , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[2]  Mario Milicevic,et al.  Low-Density Parity-Check Decoder Architectures for Integrated Circuits and Quantum Cryptography , 2017 .

[3]  Masoud Ardakani,et al.  A more accurate one-dimensional analysis and design of irregular LDPC codes , 2004, IEEE Transactions on Communications.

[4]  Mario Rafael Hueda,et al.  Non-Concatenated FEC Codes for Ultra-High Speed Optical Transport Networks , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.

[5]  Fan Yu,et al.  LDPC convolutional codes using layered decoding algorithm for high speed coherent optical transmission , 2012, OFC/NFOEC.

[6]  Frank R. Kschischang,et al.  Staircase Codes With 6% to 33% Overhead , 2014, Journal of Lightwave Technology.

[7]  Philippe Flatresse,et al.  27.7 A scalable 1.5-to-6Gb/s 6.2-to-38.1mW LDPC decoder for 60GHz wireless networks in 28nm UTBB FDSOI , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  In-Cheol Park,et al.  A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory , 2013, IEEE Journal of Solid-State Circuits.

[9]  M. J. D. Powell,et al.  A fast algorithm for nonlinearly constrained optimization calculations , 1978 .

[10]  In-Cheol Park,et al.  7.3 Gb/s universal BCH encoder and decoder for SSD controllers , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  Ivan B. Djordjevic,et al.  A Survey on FEC Codes for 100 G and Beyond Optical Networks , 2016, IEEE Communications Surveys & Tutorials.

[12]  Takashi Mizuochi,et al.  Performance improvement of a triple-concatenated FEC by a UEP-BCH product code for 100 Gb/s optical transport networks , 2013, 2013 18th OptoElectronics and Communications Conference held jointly with 2013 International Conference on Photonics in Switching (OECC/PS).

[13]  Yang Li,et al.  FPGA verification of a single QC-LDPC code for 100 Gb/s optical systems without error floor down to BER of 10−15 , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.

[14]  Wei Yu,et al.  Design of irregular LDPC codes with optimized performance-complexity tradeoff , 2010, IEEE Transactions on Communications.

[15]  Frank R. Kschischang,et al.  Low-Complexity Soft-Decision Concatenated LDGM-Staircase FEC for High-Bit-Rate Fiber-Optic Communication , 2017, Journal of Lightwave Technology.

[16]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes , 2005, IEEE Transactions on Communications.

[17]  Marios C. Papaefthymiou,et al.  27.6 An 821MHz 7.9Gb/s 7.3pJ/b/iteration charge-recovery LDPC decoder , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).