TheoSim: combining symbolic simulation and theorem proving for hardware verification

TheoSim is a symbolic verification tool that fills the gap between the simulation of test cases, and the use of theorem provers, for the validation of initial specifications, and the exploration of the very first design steps of digital integrated systems. The principles of Theosim are presented, followed by its application to the verification of the first design step of a state-of-the-art network on chip architecture.

[1]  Carl-Johan H. Seger,et al.  Generalized Symbolic Trajectory Evaluation - Abstraction in Action , 2002, FMCAD.

[2]  J.A. Darringer.  The Application of Program Verification to Hardware Verification , 1979, 16th Design Automation Conference.

[3]  Sujit Dey,et al.  On-chip communication architecture for OC-768 network processors , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[4]  J. Strother Moore,et al.  Symbolic Simulation: An ACL2 Approach , 1998, FMCAD.

[5]  Dominique Borrione,et al.  Symbolic Simulation and Verification of VHDL with ACL2 , 2001 .

[6]  Stephen Wolfram,et al.  The Mathematica book (4th edition) , 1999 .

[7]  Matthew Wilding,et al.  Efficient Simulation of Formal Processor Models , 2001, Formal Methods Syst. Des..

[8]  Julien Schmaltz,et al.  A Functional Approach to the Formal Specification of Networks on Chip , 2004, FMCAD.

[9]  Thomas A. Henzinger,et al.  You Assume, We Guarantee: Methodology and Case Studies , 1998, CAV.

[10]  Stephen Wolfram,et al.  The Mathematica Book , 1996 .

[11]  Axel Jantsch,et al.  Network on Chip , 2002 .

[12]  John A. Darringer.  The application of program verification techniques to hardware verification , 1979, DAC.

[13]  Robert W. Floyd,et al.  Assigning Meanings to Programs , 1993 .

[14]  J. Strother Moore.  Introduction to the OBDD algorithm for the ATP community , 2004, Journal of Automated Reasoning.

[15]  Julien Schmaltz,et al.  Constrained Symbolic Simulation with Mathematica and ACL2 , 2003, CHARME.

[16]  David A. Greve.  Symbolic Simulation of the JEM1 Microprocessor , 1998, FMCAD.

[17]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[18]  Edward A. Lee,et al.  Symbolic computation in system simulation and design , 1995, Optics & Photonics.