Gate level fault diagnosis in scan-based BIST
暂无分享,去创建一个
[1] Janusz Rajski,et al. Diagnosis of Scan Cells in BIST Environment , 1999, IEEE Trans. Computers.
[2] Saman Adham,et al. Scan-based BIST fault diagnosis , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Sarita Thakar,et al. On the generation of test patterns for combinational circuits , 1993 .
[4] Benoit Nadeau-Dostie,et al. ScanBist: a multifrequency scan-based BIST method , 1994, IEEE Design & Test of Computers.
[5] Alex Orailoglu,et al. Improved fault diagnosis in scan-based BIST via superposition , 2000, Proceedings 37th Design Automation Conference.
[6] Vinod K. Agarwal,et al. A diagnosis method using pseudo-random vectors without intermediate signatures , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[7] Alex Orailoglu,et al. Diagnosis for scan-based BIST: reaching deep into the signatures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[8] Jacob Savir,et al. Identification of failing tests with cycling registers , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[9] J. G-Dastidar. Fault diagnosis in scan-based bist using both time and space information , 1999 .
[10] H. K. Lee,et al. HOPE: an efficient parallel fault simulator , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.