The design and simulation of array multiplier improved with pipeline techniques

In this paper, the time complexity of two's complement Array Multiplier has been analyzed. Based on the analysis, a method for improving the performance of Array Multiplier with pipeline has been discussed, and the modeling of it has been built with VHDL. Furthermore, the conclusion of Simulation and function verification has been given.

[1]  A. P. Preethy,et al.  Low power CMOS pass logic 4-2 compressor for high-speed multiplication , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[2]  D. Al-Khalili,et al.  Comparison of 32-bit multipliers for various performance measures , 2000, ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453).

[3]  Jing Wei-ping.  Research & FPGA Implementation of a High-Speed Fixed Point Multiplier , 2005 .