Design based analog testing by characteristic observation inference

In this paper, a new approach to analog test design based on the circuit design process, called Characteristic Observation Inference (COI), is presented. In many situations, it is prohibitive to directly verify the circuit specifications due to the test equipment costs. Our approach considers a given universal set of reasonable input stimuli and measurements that can be performed with the given test equipment. From this universal set, a minimal number of measurements is automatically selected that represent a set of observations characterizing the state of the circuit under test with respect to parametric faults. A parametric fault model is introduced which is related to the individual circuit specifications. For each given circuit specification, a corresponding test inference criterion is computed, based on logistic discrimination analysis. By applying these criteria, the satisfaction or violation of the given circuit specifications can be inferred from the observations of the circuit under test. The COI method applied to a complex operational amplifier yields very encouraging simulated results with respect to parametric faults as well as to catastrophic faults.

[1]  J. Anderson Separate sample logistic discrimination , 1972 .

[2]  J. A. Anderson,et al.  Logistic Discrimination and Bias Correction in Maximum Likelihood Estimation , 1979 .

[3]  Richard A. Johnson,et al.  Applied Multivariate Statistical Analysis , 1983 .

[4]  Gene H. Golub,et al.  Matrix computations , 1983 .

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  A Computational Approach for the Diagnosability of Dynamical Circuits , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Jay B. Brockman,et al.  Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield , 1989 .

[7]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  G. Golub,et al.  Tracking a few extreme singular values and vectors in signal processing , 1990, Proc. IEEE.

[9]  Benjamin R. Epstein,et al.  Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Bozena Kaminska,et al.  Fuzzy optimization models for analog test decisions , 1994, J. Electron. Test..

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  Testing of analog systems using behavioral models and optimal experimental design techniques , 1994, ICCAD.

[13]  Kurt Antreich,et al.  Circuit analysis and optimization driven by worst-case distances , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Jack L. Meador,et al.  Measurement selection for parametric IC fault diagnosis , 1994, J. Electron. Test..

[15]  W. M. Lindermeir,et al.  On the production test of analog circuits by statistical fault modeling , 1995 .