A 60GHz digitally controlled RF-beamforming receiver front-end in 65nm CMOS

Phased arrays form a crucial step towards high data rate 60GHz wireless communication. This paper presents a fully integrated digitally controlled 60GHz RF-beamforming receiver front-end in CMOS. Using digitally controlled active phase shifters, each path of the scalable architecture achieves 10dB power gain, 7.2dB noise figure, a 360° phase shift range in 22.5° steps at 61GHz, and a 3dB-bandwidth of 5.4GHz, while only dissipating 78mW in each path. Chip area is 1.6mm2.

[1]  P. Wambacq,et al.  A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  A. Behzad,et al.  An Area and Power Efficient Cartesian Phase Shifter + Mixer Circuit Applied to WLAN System , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[3]  Robert W. Brodersen,et al.  A 60GHz Phased Array in CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[4]  Arthur H. M. van Roermund,et al.  A 60GHz digitally controlled phase shifter in CMOS , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[5]  Ali Hajimiri,et al.  A Bidirectional RF-Combining 60GHz Phased-Array Front-End , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Yves Rolain,et al.  A 52GHz Phased-Array Receiver Front-End in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.