A simple expert system for the reasoning of systolic designs

The author presents a simple expert system developed for the reasoning of systolic designs. It is based on the STA formalism, the spatial inductive techniques developed earlier, and a temporal induction technique (briefly introduced in this paper) to perform formal verification of systolic array designs. Induction techniques exploit the regularity and locality attributes of systolic arrays. The system is implemented in Prolog, making use of its pattern matching, automatic backtracking, and the depth-first searching rules to perform efficient reasoning. The techniques are applied to several array designs, including the 1D convolution array and a triangular matrix inversion array, which are described in this paper.<<ETX>>

[1]  Timothy K. Shih,et al.  Automatic formal verification of systolic array designs , 1991, Proceedings of the International Conference on Application Specific Array Processors.

[2]  Rami G. Melhem,et al.  A Mathematical Model for the Verification of Systolic Networks , 1984, SIAM J. Comput..