Design of a scalable digital Wireless Channel Emulator for networking radios

The utilization of digital Wireless Channel Emulators (WCE) with networking radios is hampered by the inability to efficiently scale a digital WCE to a large number of nodes. While analog WCEs are capable of large numbers of nodes they cannot cost effectively emulate channel effects such as fading and multipath which significantly limits the accuracy and flexibility of the emulation. If such a large scale digital WCE were to exist, a significant amount of time and money could be saved by testing networking radios in a laboratory before running lengthily and costly field tests. By utilizing the repeatability of a laboratory environment it will be possible to investigate and solve issues more quickly and efficiently. This will enable the performance of the radios to be known with a high degree of certainty before they are brought to the field. This paper describes research into scalability of digital wireless channel emulators highlighting technical challenges and presents a design solution that will meet the needs of current and future networking radio system testing. The major design challenges of the system include: computational and network capability, end-to-end propagation delay, and accuracy of the emulation. A solution to these issues involves the creation of an FPGA computational cluster networked via high speed transceivers and a signal path design that utilizes hardware resources effectively. A prototype was developed using this signal path design and COTS hardware to explore each of the challenges and to take metrics demonstrating the capability of a full scale system to meet these challenges. Additionally, this prototype was connected to Joint Tactical Radio Systems (JTRS) radios to demonstrate the capabilities of the system with military hardware.

[1]  Robert W. Brodersen,et al.  Implementation of BEE: a real-time large-scale hardware emulation engine , 2003, FPGA '03.

[2]  R.W. Brodersen,et al.  Radio Testbeds Using BEE2 , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[3]  B.F. Cockburn,et al.  Compact Implementation of a Sum-of-Sinusoids Rayleigh Fading Channel Simulator , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.

[4]  Robert W. Brodersen,et al.  Designing BEE: A Hardware Emulation Engine for Signal Processing in Low-Power Wireless Applications , 2003, EURASIP J. Adv. Signal Process..

[5]  Florian Kaltenberger,et al.  A scalable rapid prototyping system for real-time MIMO OFDM transmissions , 2005 .

[6]  Jean-Pierre David,et al.  Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[7]  Ghaïs El Zein,et al.  Hardware Simulator for MIMO Radio Channels: Design and Features of the Digital Block , 2008, 2008 IEEE 68th Vehicular Technology Conference.

[8]  Ron Sass,et al.  Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing , 2007 .

[9]  W. Bohm,et al.  The Case for Dynamic Execution on Dynamic Hardware , 2007 .

[10]  Peter Steenkiste,et al.  FPGA-Based Channel Simulator for a Wireless Network Emulator , 2009, VTC Spring 2009 - IEEE 69th Vehicular Technology Conference.

[11]  Guillem Femenias,et al.  Design and implementation of a wide-band real-time mobile channel emulator , 1999 .

[12]  Ashutosh Sabharwal,et al.  An FPGA based rapid prototyping platform for MIMO systems , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[13]  Ahmed M. Eltawil,et al.  A Scalable Wireless Channel Emulator for Broadband MIMO Systems , 2007, 2007 IEEE International Conference on Communications.