论文信息 - Practical Formal Verification in Microprocessor Design

Practical Formal Verification in Microprocessor Design

Practical application of formal methods requires more than advanced technology and tools; it requires an appropriate methodology. A verification methodology for data-path-dominated hardware combines model checking and theorem proving in a customizable framework. This methodology has been effective in large-scale industrial trials, including verification of an IEEE-compliant floating-point adder.

[1] Charles Retter,et al. Computer Architecture: A Designer''s Text Based on a Generic RISC, McGraw-Hill Computer Science Ser , 1994 .

[2] Carl-Johan H. Seger,et al. A Methodology for Large-Scale Hardware Verification , 2000, FMCAD.

[3] C. Seger,et al. Formally Verifying IEEE Compliance of Floating-Point Hardware , 2022 .

[4] Carl-Johan H. Seger,et al. Formal verification using parametric representations of Boolean constraints , 1999, DAC '99.

[5] Randal E. Bryant,et al. Formal verification by symbolic evaluation of partially-ordered trajectories , 1995, Formal Methods Syst. Des..

[6] Thomas Kropf,et al. Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[7] Thomas Kropf. Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems , 1999 .

[8] Carl-Johan H. Seger,et al. Combining theorem proving and trajectory evaluation in an industrial environment , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9] R. C. Pixley,et al. INTEGRATING MODEL CHECKING INTO THE SEMICONDUCTOR DESIGN FLOW , 1999 .

[10] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[11] Carl Seger. VOSS - A Formal Hardware Verification System User''s Guide , 1993 .