High performance LC-VCOS for 3GPP base station transceivers

An 11G VCO in 45-nm CMOS employing high Vth switching core devices for improved phase noise is presented for integrated base station RF transceivers for 3GPP applications. The VCO in combination with on-chip PLL is used for clocking on-chip multi-GHz data converters. It provides an in-depth coverage into device type selection for improved phase noise to meet 3GPP specifications. It also evaluates phase noise of VCOs in prior published art with this approach. The VCO achieves phase noise of -157 dBc/Hz at 40 MHz offset at 2.77 GHz at 25DegC. The VCO covers 9.4 GHz to 11.4 GHz tuning range and consumes 130mW of power from a 2.5V supply at 11 GHz and 25 DegC.

[1]  Robert B. Staszewski,et al.  A study of RF oscillator reliability in nanoscale CMOS , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[2]  Salvatore Levantino,et al.  Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  Salvatore Levantino,et al.  Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band , 2013, IEEE Journal of Solid-State Circuits.

[4]  Patrick Satarzadeh,et al.  A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5]  Ali M. Niknejad,et al.  A 4-port-inductor-based VCO coupling method for phase noise reduction , 2011, IEEE Custom Integrated Circuits Conference 2010.