Real-Time Monitoring of Multicore SoCs through Specialized Hardware Agents on NoC Network Interfaces
暂无分享,去创建一个
[1] Kees G. W. Goossens,et al. A Monitoring-Aware Network-on-Chip Design Flow , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).
[2] Sharad Malik,et al. Power-driven Design of Router Microarchitectures in On-chip Networks , 2003, MICRO.
[3] Kees G. W. Goossens,et al. A high-level debug environment for communication-centric debug , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[4] Brent E. Nelson,et al. Debug methods for hybrid CPU/FPGA systems , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[5] Antonio Torralba,et al. Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems , 2005, Microprocess. Microsystems.
[6] Lillian N. Cassel,et al. Management of sampled real-time network measurements , 1989, [1989] Proceedings. 14th Conference on Local Computer Networks.
[7] Simon W. Moore,et al. Low-latency virtual-channel routers for on-chip networks , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[8] Luigi Carro,et al. Reusing an on-chip network for the test of core-based systems , 2004, TODE.
[9] Gianluca Palermo,et al. MPSoCs run-time monitoring through Networks-on-Chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[10] Jordi Torres,et al. Accurate energy accounting for shared virtualized environments using PMC-based power modeling techniques , 2010, 2010 11th IEEE/ACM International Conference on Grid Computing.
[11] Martina Zitterbart,et al. An Extension to Packet Filtering of Programmable Networks , 2005, IWAN.
[12] Leslie Lamport,et al. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs , 2016, IEEE Transactions on Computers.
[13] L. Benini,et al. Analysis of power consumption on switch fabrics in network routers , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[14] Margaret Martonosi,et al. Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[15] Fernando Gehm Moraes,et al. A monitoring and adaptive routing mechanism for QoS traffic on mesh NoC architectures , 2009, CODES+ISSS '09.
[16] Naehyuck Chang,et al. System-level power estimation using an on-chip bus performance monitoring unit , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[17] Jorg Henkel,et al. Run-time adaptive on-chip communication scheme , 2007, ICCAD 2007.
[18] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..