Validation and test issues related to noise induced by parasitic inductances of VLSI interconnects