A 2.2-pJ/bit 10-Gb/s forwarded-clock serial-link transceiver for IoE applications

This paper presents a 10-Gb/s power-efficient serial-link transceiver for the Internet-of-Everything applications. The proposed transceiver employs several techniques to reduce the power consumption. This includes the use of forward clocking with a simplified clock recovery scheme, multiplexing the transmitted signal at the output of voltage-mode drivers, and using modified slicers in the receiver side. The proposed transceiver is implemented using a 130-nm CMOS technology. It can transmit and receive 10-Gb/s serial data while employing a 5-GHz forwarded clock. The transceiver consumes 17.5 mA from a 1.2-V supply achieving a power efficiency of 2.2 pJ/bit.

[1]  Samuel Palermo,et al.  A 6-Gbit/s Hybrid Voltage-Mode Transmitter With Current-Mode Equalization in 90-nm CMOS , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[3]  Samuel Palermo,et al.  A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O Transceiver in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[4]  Eisse Mensink,et al.  Low-Power, High-Speed Transceivers for Network-on-Chip Communication , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Sophie V. Vandebroek.  1.2 Three pillars enabling the Internet of Everything: Smart everyday objects, information-centric networks, and automated real-time insights , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Jae-Yoon Sim,et al.  Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yong Liu,et al.  A 1.8-pJ/bit 16×16-Gb/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[8]  Mounir Meghelli,et al.  A 1.8 pJ/bit $16 \times 16\;\text{Gb/s}$ Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration , 2016, IEEE Journal of Solid-State Circuits.

[9]  Bryan Casper,et al.  Clocking Analysis, Implementation and Measurement Techniques for High-Speed Data Links—A Tutorial , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.