An analysis on a pseudo-differential dynamic comparator with load capacitance calibration
暂无分享,去创建一个
[1] A.A. Abidi,et al. Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.
[2] Eric A. M. Klumperink,et al. A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.
[3] Pierluigi Nuzzo,et al. Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Hae-Seung Lee,et al. Noise Analysis for Comparator-Based Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Hae-Seung Lee,et al. Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.
[6] Degang Chen,et al. Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] 電子情報通信学会. IEICE transactions on fundamentals of electronics, communications and computer sciences , 1992 .
[8] Bertram E. Shi,et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — I : REGULAR PAPERS , VOL . ? ? , NO . ? ? , ? ? ? ? , 2007 .
[9] Yukihiro Fujimoto,et al. A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .
[10] Akira Matsuzawa. High speed and low power ADC design with dynamic analog circuits , 2009, 2009 IEEE 8th International Conference on ASIC.
[11] IEEE Asian Solid State Circuits Conference, A-SSCC 2012, Kobe, Japan, November 12-14, 2012 , 2012, A-SSCC.