论文信息 - The IBM eServer z990 microprocessor

The IBM eServer z990 microprocessor

The IBM eServerTM z990 microprocessor implements many features designed to give excellent performance on both newer and traditional mainframe applications. These features include a new superscalar instruction execution pipeline, high-bandwidth caches, a huge secondary translation-lookaside buffer (TLB), and an onboard cryptographic coprocessor. The microprocessor maintains zSeries® leadership in RAS (reliability, availability, serviceability) capabilities that include state-of-the-art error detection and recovery.

Timothy J. Slegel | Erwin Pfeffer | Jeffrey A. Magee

[1] Ansi Ieee,et al. IEEE Standard for Binary Floating Point Arithmetic , 1985 .

[2] Lisa Cranton Heller,et al. Millicode in an IBM zSeries processor , 2004, IBM J. Res. Dev..

[3] T. Koehler,et al. The microarchitecture of the IBM eServer z900 processor , 2002, IBM J. Res. Dev..

[4] Guido D. Salvucci,et al. Ieee standard for binary floating-point arithmetic , 1985 .

[5] J. S. Liptay. Design of the IBM Enterprise System/9000 high-end processor , 1992, IBM J. Res. Dev..

[6] Timothy J. Slegel,et al. IBM's S/390 G5 microprocessor design , 1999, IEEE Micro.

[7] John S. Liptay,et al. A high-frequency custom CMOS S/390 microprocessor , 1997, IBM J. Res. Dev..

[8] Charles F. Webb,et al. S/390 microprocessor design , 2000, IBM J. Res. Dev..

[9] Christopher A. Krygowski,et al. The IBM eServer z990 floating-point unit , 2004, IBM J. Res. Dev..

[10] Charles F. Webb,et al. Development and attributes of z/Architecture , 2002, IBM J. Res. Dev..

[11] Timothy J. Slegel,et al. Custom S/390 G5 and G6 microprocessors , 1999, IBM J. Res. Dev..