Deterministic broadside test generation for transition path delay faults
暂无分享,去创建一个
[1] Janak H. Patel,et al. Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.
[2] P. Goel. Test Generation and Dynamic Compaction of Tests , 1979 .
[3] Janusz Rajski,et al. A method to calculate necessary assignments in algorithmic test pattern generation , 1990, Proceedings. International Test Conference 1990.
[4] Janak H. Patel,et al. Testing of critical paths for delay faults , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[5] M. Abramovici,et al. SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.
[6] Irith Pomeranz,et al. COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Barry K. Rosen,et al. Comparison of AC Self-Testing Procedures , 1983, ITC.
[8] Janak H. Patel,et al. On double transition faults as a delay fault model , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.
[9] Irith Pomeranz,et al. On generating high quality tests for transition faults , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..
[10] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[11] Irith Pomeranz,et al. Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.