Differential Power Analysis of a SHACAL-2 hardware implementation
暂无分享,去创建一个
[1] Alessandro Trifiletti,et al. A countermeasure against differential power analysis based on random delay insertion , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[2] Joan Daemen,et al. AES Proposal : Rijndael , 1998 .
[3] Bart Preneel,et al. Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? , 2004, CHES.
[4] Markku-Juhani O. Saarinen. Cryptanalysis of Block Ciphers Based on SHA-1 and MD5 , 2003, FSE.
[5] Eric Peeters,et al. Power and electromagnetic analysis: Improved model, consequences and comparisons , 2007, Integr..
[6] Patrick Schaumont,et al. A side-channel leakage free coprocessor IC in 0.18/spl mu/m CMOS for embedded AES-based cryptographic and biometric processing , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[7] Lejla Batina,et al. Flexible Hardware Design for RSA and Elliptic Curve Cryptosystems , 2004, CT-RSA.
[8] Kris Tiri,et al. Side-Channel Attack Pitfalls , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[9] Bart Preneel,et al. Power-Analysis Attacks on an FPGA - First Experimental Results , 2003, CHES.
[10] Christophe Clavier,et al. Correlation Power Analysis with a Leakage Model , 2004, CHES.
[11] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.
[12] Bart Preneel,et al. Power Analysis Attacks Against FPGA Implementations of the DES , 2004, FPL.