A 372 ps 64-bit adder using fast pull-up logic in 0.18µm CMOS
暂无分享,去创建一个
[1] Hoi-Jun Yoo. Dual- Self-Timed CMOS Logic for Low Subthreshold Current Multigigabit Synchronous DRAM , 1998 .
[2] Hoi-Jun Yoo,et al. Race logic architecture (RALA): a novel logic concept using the race scheme of input variables , 2002 .
[3] Denis Flandre,et al. Power-delay product minimization in high-performance 64-bit carry-select adders , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Hoi-Jun Yoo. Dual-V/sub T/ self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM , 1998 .
[5] B. Bloechel,et al. A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.
[6] Jaehong Park,et al. 470ps 64bit Parallel Binary Adder , 2000 .
[7] Hoi-Jun Yoo,et al. 480 ps 64-bit race logic adder , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[8] Hoi-Jun Yoo,et al. A 670 ps, 64 bit dynamic low-power adder design , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[9] Yuke Wang,et al. The design of hybrid carry-lookahead/carry-select adders , 2002 .
[10] Yi Han,et al. 409ps 4.7 FO4 64b adder based on output prediction logic in 0.18um CMOS , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[11] R. Krishnamurthy,et al. A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).