Timed trace theoretic verification using partial order reduction
暂无分享,去创建一个
[1] Chris J. Myers,et al. Verification of Timed Systems Using POSETs , 1998, CAV.
[2] Takashi Nanya,et al. TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[3] David L. Dill,et al. Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.
[4] Robert K. Brayton,et al. STARI: A Case Study in Compositional and Hierarchical Timing Verification , 1997, CAV.
[5] Robert A. Thacker. Implicit Methods For Timed Circuit Synthesis , 1998 .
[6] Tomohiro Yoneda,et al. Verification of Scalable-Delay-Insensitive Asynchronous Circuits , 1999 .
[7] Tomohiro Yoneda,et al. Efficient Verification of Parallel Real–Time Systems , 1993, Formal Methods Syst. Des..
[8] Bin Zhou,et al. Verification of Bounded Delay Asynchronous Circuits with Timed Traces , 1999, AMAST.
[9] Antti Valmari,et al. A stubborn attack on state explosion , 1990, Formal Methods Syst. Des..
[10] Tomohiro Yoneda,et al. Using partial orders for trace theoretic verification of asynchronous circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[11] Jordi Cortadella,et al. Verification of Asynchronous Circuits by BDD-based Model Checking of Petri Nets , 1995, Application and Theory of Petri Nets.
[12] Kenneth L. McMillan,et al. Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings , 1995, CAV.
[13] Chris J. Myers,et al. Automatic Verification of Timed Circuits , 1994, CAV.