Comparison of variability of HCI induced drift for SiON and HKMG devices

we present here a detailed comparison of HCI induced drift of logic devices parameters from 40nm SiON and 28nm HKMG nodes. Repeated HCI stress with sampling ranging from 70 to 200 allow a comparison of Vth drift Idlin drift variability through various HCI Stress configurations.

[1]  V. Huard,et al.  NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[3]  X. Federspiel,et al.  Energy-driven Hot-Carrier model in advanced nodes , 2014, 2014 IEEE International Reliability Physics Symposium.

[4]  X. Federspiel,et al.  BTI induced dispersion: Challenges and opportunities for SRAM bit cell optimization , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[5]  T. Grasser,et al.  Relevance of non-exponential single-defect-induced threshold voltage shifts for NBTI variability , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.

[6]  G. Ghibaudo,et al.  Hot Carrier Stress modeling: From degradation kinetics to trap distribution evolution , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[7]  Fernando Guarin,et al.  Role of E-E scattering in the enhancement of channel hot carrier degradation of deep-submicron NMOSFETs at high V/sub GS/ conditions , 2001 .

[8]  Naoto Horiguchi,et al.  Origins and implications of increased channel hot carrier variability in nFinFETs , 2015, 2015 IEEE International Reliability Physics Symposium.

[9]  S. Mahapatra,et al.  Universality of NBTI - From devices to circuits and products , 2014, 2014 IEEE International Reliability Physics Symposium.

[10]  Keith A. Jenkins,et al.  Effect of HCI degradation on the variability of MOSFETS , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[11]  Jörg Berthold,et al.  On the influence of BTI and HCI on parameter variability , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[12]  X. Federspiel,et al.  BTI variability fundamental understandings and impact on digital logic by the use of extensive dataset , 2013, 2013 IEEE International Electron Devices Meeting.

[13]  Francky Catthoor,et al.  Characterization of time-dependent variability using 32k transistor arrays in an advanced HK/MG technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[14]  Anthony S. Oates,et al.  Stress-induced MOSFET mismatch for analog circuits , 2001, 2001 IEEE International Integrated Reliability Workshop. Final Report (Cat. No.01TH8580).

[15]  Vincent Huard,et al.  General framework about defect creation at the Si∕SiO2 interface , 2009 .

[16]  G. Ghibaudo,et al.  Characterization and modeling of NBTI permanent and recoverable components variability , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[17]  Dimitri Linten,et al.  Array-Based Statistical Characterization of CMOS Degradation Modes and Modeling of the Time-Dependent Variability Induced by Different Stress Patterns in the {V G , V D } bias space. , 2019 .