Parallel, multi-DUT testing in an open architecture test system
暂无分享,去创建一个
[1] J. Rivoir,et al. Parallel test reduces cost of test more effectively than just a cheap tester , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).
[2] M. N. Shanmukha Swamy,et al. Graphs: Theory and Algorithms , 1992 .
[3] Leon Chen,et al. Test programming environment in a modular, open architecture test system , 2004 .
[4] Phil Nigh. Scan-based testing: the only practical solution for testing ASIC/consumer products , 2002, Proceedings. International Test Conference.
[5] Jochen Rivoir. Lowering cost of test: parallel test or low-cost ATE? , 2003, 2003 Test Symposium.
[6] Bruce R. Parnas,et al. Test programming environment in a modular, open architecture test system , 2004, 2004 International Conferce on Test.
[7] Rochit Rajsuman,et al. Open architecture test system: system architecture and design , 2004, 2004 International Conferce on Test.
[8] M. N. S. Swamy,et al. Graphs: Theory and Algorithms: Thulasiraman/Graphs , 1992 .