Infrared microscopy study of anomalous latchup characteristics due to current redistribution in different parasitic paths

Anomalous effects such as abrupt variations of the latchup current in steady-state conditions and window effects, i.e. the existence of a well-defined interval of I/O injected currents for latchup to occur, can occur during pulsed latchup tests. Infrared microscopy allows the correlation of electrical characteristics with latchup current distribution and reveals that anomalous effects are due to the dynamic competition between different latchup paths. This is confirmed by a SPICE simulation of the lumped equivalent circuit of a CMOS output comprising two coupled p-n-p-n parasitic structures. >

[1]  L. C. Wagner.  An IR Microscopy Technique for Failure Analysis of Suspected Metallization Corrosion , 1980, 18th International Reliability Physics Symposium.

[2]  John Hiatt,et al.  A Method of Detecting Hot Spots on Semiconductors using Liquid Crystals , 1981, 19th International Reliability Physics Symposium.

[3]  J. L. Azarewicz,et al.  Latchup Window Tests , 1982, IEEE Transactions on Nuclear Science.

[4]  A. Ochoa,et al.  SAND83-1541C Seeing through the Latch-Up Window , 1983, IEEE Transactions on Nuclear Science.

[5]  A. Ochoa,et al.  Seeing through the latch-up window , 1983 .

[6]  Neeraj Khurana,et al.  Pulsed Infra-Red Microscopy for Debugging Latch-Up on CMOS Products , 1984, 22nd International Reliability Physics Symposium.

[7]  A. H. Johnston,et al.  Mechanisms for the Latchup Window Effect in Integrated Circuits , 1985, IEEE Transactions on Nuclear Science.

[8]  E. Zanoni,et al.  Latch-up analysis of CMOS integrated circuits for automotive applications , 1985 .

[9]  Ronald R. Troutman.  Latchup in CMOS Technology , 1986 .

[10]  Massimo Vanzi,et al.  Observation of latch-up phenomena in CMOS ICs by means of digital differential voltage contrast , 1986 .

[11]  B. Riccò,et al.  Three Dimensional Distribution of Latch-Up Current in Scaled CMOS Structures , 1987, ESSDERC '87: 17th European Solid State Device Research Conference.

[12]  Enrico Zanoni,et al.  Observation of latch-up time evolution in CMOS IC's by means of SEM stroboscopic voltage contrast techniques , 1987 .

[13]  M. El Nokali,et al.  Transient analysis for a new CMOS latchup model , 1987 .

[14]  Enrico Zanoni,et al.  Measurement of the local latch-up sensitivity by means of computer-controller scanning electron microscopy , 1988 .

[15]  K. Penner.  Electroluminescence from Silicon Devices -A Tool for Device and Material Characterization , 1988, European Solid-State Device Research Conference.