DC-SIMD : Dynamic communication for SIMD processors

SIMD (single instruction multiple data)-type processors have been found very efficient in image processing applications, because their repetitive structure is able to exploit the huge amount of data-level parallelism in pixel-type operations, operating at a relatively low energy consumption rate. However, current SIMD architectures lack support for dynamic communication between processing elements, which is needed to efficiently map a set of non-linear algorithms. An architecture for dynamic communication support has been proposed, but this architecture needs large amounts of buffering to function properly. In this paper, three architectures supporting dynamic communication without the need of large amounts of buffering are presented, requiring 98% less buffer space. Cycle-true communication architecture simulators have been developed to accurately predict the performance of the different architectures. Simulations with several test algorithms have shown a performance improvement of up to 5x compared to a locally connected SIMD-processor. Also, detailed area models have been developed, estimating the three proposed architectures to have an area overhead of 30-70% compared to a locally connected SIMD architecture (like the IMAP). When memory is taken into account as well, the overhead is estimated to be 13-28%.

[1]  Shorin Kyo,et al.  A 51.2GOPS Programmable Video Recognition Processor for Vision Based Intelligent Cruise Control Applications , 2002, MVA.

[2]  J.G.E. Olk Distributed bucket processing: A paradigm for parallel image processing , 2001 .

[3]  Paul Wielage,et al.  Xetal: a low-power high-performance smart camera processor , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Henk Corporaal,et al.  Designing Area and Performance Constrained SIMD/VLIW Image Processing Architectures , 2005, ACIVS.

[5]  Henk Corporaal,et al.  Dynamic-SIMD for lens distortion compensation , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[6]  William J. Dally,et al.  Imagine: Media Processing with Streams , 2001, IEEE Micro.

[7]  David J. Kuck,et al.  A Survey of Parallel Machine Organization and Programming , 1977, CSUR.

[8]  SH Hamed Fatemi Processor architecture design for smart cameras , 2007 .

[9]  Y. Fujita,et al.  A 10 GIPS SIMD processor for PC-based real time vision applications -architecture, algorithm implementation and language support , 1997, Proceedings Fourth IEEE International Workshop on Computer Architecture for Machine Perception. CAMP'97.

[10]  Jurjen Caarls,et al.  Fast and Accurate Robot Vision for Vision Based Motion , 2000, RoboCup.