Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery

A fully monolithic interleaved buck dc-dc point-of-load (PoL) converter has been designed and fabricated in a 0.18-mm SiGe BiCMOS process. Target application of the design is 3-D power delivery for future microprocessors, in which the PoL converter will be vertically integrated with the processor using wafer-level 3-D interconnect technologies. Advantages of 3-D power delivery over conventional discrete voltage regulator modules (VRMs) are discussed. The prototype design, using two interleaved buck converter cells each operating at 200 MHz switching frequency and delivering 500 mA output current, is discussed with a focus on the converter power stage and control loop to highlight the tradeoffs unique to such high-frequency, monolithic designs. Measured steady-state and dynamic responses of the fabricated prototype are presented to demonstrate the ability of such monolithic converters to meet the power delivery requirements of future processors.

[1]  S.X. Wang,et al.  Effect of patterned magnetic shields on high-frequency integrated inductors , 2004, IEEE Transactions on Magnetics.

[2]  C. Nowacki,et al.  A systolic discrete Fourier transform using residue number systems over the ring of Gaussian integers , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[3]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[4]  Maria Cristina Pinotti,et al.  Fast base extension and precise scaling in RNS for look-up table implementations , 1995, IEEE Trans. Signal Process..

[5]  S. Narendra,et al.  A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[6]  Antonio García,et al.  Design and Implementation of RNS-Based Adaptive Filters , 2003, FPL.

[7]  S. Meehan,et al.  A universal input and output RNS converter , 1989, IEEE Military Communications Conference, 'Bridging the Gap. Interoperability, Survivability, Security'.

[8]  Ramdas Kumaresan,et al.  A fast and accurate RNS scaling technique for high speed signal processing , 1989, IEEE Trans. Acoust. Speech Signal Process..

[9]  Oswin Aichholzer,et al.  A fast method for modulus reduction in Residue Number System , 1993 .

[10]  Graham A. Jullien,et al.  Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.

[11]  Thanos Stouraitis,et al.  New power-of-2 RNS scaling scheme for cell-based IC design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Fred J. Taylor,et al.  Efficient scaling in the residue number system , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[13]  Braden Phillips,et al.  Residue number system scaling schemes , 2005, SPIE Micro + Nano Materials, Devices, and Applications.

[14]  Neil Burgess.  Scaling an RNS number using the core function , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[15]  J. Sun,et al.  Double-Integral Fourier Analysis of Interleaved Pulse Width Modulation , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[16]  Antonio García,et al.  A Look-Up Scheme for Scaling in the RNS , 1999, IEEE Trans. Computers.

[17]  Francesco Piazza,et al.  Fast Combinatorial RNS Processors for DSP Applications , 1995, IEEE Trans. Computers.

[18]  Ramdas Kumaresan,et al.  Fast Base Extension Using a Redundant Modulus in RNS , 1989, IEEE Trans. Computers.

[19]  Vivek De,et al.  Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[20]  Jian Sun,et al.  3D Power Delivery for Microprocessors and High-Performance ASICs , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[21]  Jian Sun,et al.  Control design considerations for voltage regulator modules , 2003, The 25th International Telecommunications Energy Conference, 2003. INTELEC '03..

[22]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.

[23]  Vivek De,et al.  Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor , 2003, IEEE Trans. Very Large Scale Integr. Syst..