In quest of the next information processing substrate

Conventional CMOS scaling and the Moore's law have been the cornerstone of progress in computing hardware technology. However, with dimensional scaling expected to end soon, there is a pressing need to find the next information processing hardware that can continue to support the technology revolution. Will this hardware solution be an enhanced or an augmented version of MOSFET or a switch based on a radically new switching mechanism. Ultimately, do we require a complete deviation from the Boolean paradigm itself? In this invited paper, we will review some of the actively pursued future logic, merged logic-memory and related concepts. While it remains unclear which of these options will eventually make it into commercial products, we will argue- based on lessons learnt from the past two decades of transistor development- that sustained and systematic research with careful benchmarking from future workload and applications viewpoint remains the key to success in the quest for the new information processing hardware.

[1]  S. Datta,et al.  Sub-kT/q Switching in Strong Inversion in PbZr0.52Ti0.48O3 Gated Negative Capacitance FETs , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[2]  Arun V. Thathachary,et al.  A steep-slope transistor based on abrupt electronic phase transition , 2015, Nature Communications.

[3]  Suman Datta,et al.  Vertex coloring of graphs via phase dynamics of coupled oscillatory networks , 2016, Scientific Reports.

[4]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[5]  G. Dewey,et al.  Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[6]  S. Datta,et al.  26.5 Terahertz electrically triggered RF switch on epitaxial VO2-on-Sapphire (VOS) wafer , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[7]  Suman Datta,et al.  Impact of Sidewall Passivation and Channel Composition on InxGa1-xAs FinFET Performance , 2015, IEEE Electron Device Letters.

[8]  Ankit Jain,et al.  Prospects of Hysteresis-Free Abrupt Switching (0 mV/decade) in Landau Switches , 2013, IEEE Transactions on Electron Devices.

[9]  Lothar Frey,et al.  Ferroelectricity in Simple Binary ZrO2 and HfO2. , 2012, Nano letters.

[10]  S. Datta,et al.  Indium arsenide (InAs) single and dual quantum-well heterostructure FinFETs , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[11]  R. Chau,et al.  Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.

[12]  S. Datta,et al.  Pairwise coupled hybrid vanadium dioxide-MOSFET (HVFET) oscillators for non-boolean associative computing , 2014, 2014 IEEE International Electron Devices Meeting.

[13]  S. Datta,et al.  Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type GaAs0.4Sb0.6/In0.65Ga0.35As complimentary Heterojunction Vertical Tunnel FETs for ultra-low power logic , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[14]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[15]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[16]  Suman Datta,et al.  Electron transport in multigate In x Ga 1-x as nanowire FETs: from diffusive to ballistic regimes at room temperature. , 2014, Nano letters.