DESIGN AND PERFORMANCE COMPARISON ANALYSIS OF HYBRID ADDERS

Adder cell using Pass Transistor Logic (PTL) and Gate Diffusion Technique (GDI) is been described in this paper. GDI technique allows reducing power consumption, propagation delay and low PDP (power delay product) whereas Pass Transistor Logic (PTL) reduces the count of transistors used to make different logic gates, by eliminating redundant transistors. Performance comparison with various Hybrid Adder is been presented. In this paper, we propose a new PTL-GDI based cell designs, which is found to be much more power efficient in comparison with existing design technique. The significance of these designs is substantiated by the simulation results obtained from Cadence Virtuoso 180nm environment.

[1]  D. Radhakrishnan.  Design of CMOS circuits , 1991 .

[2]  Mónico Linares Aranda,et al.  Hybrid adders for high-speed arithmetic circuits: A comparison , 2010, 2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control.

[3]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  D. Radhakrishnan,et al.  Formal design procedures for pass transistor switching circuits , 1985 .

[5]  André Stauffer,et al.  Analysis and synthesis of combinational pass transistor circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Alexander Fish,et al.  Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[7]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[8]  Rajeevan Chandel,et al.  Analysis of Low Power High Performance XOR Gate Using GDI Technique , 2011, 2011 International Conference on Computational Intelligence and Communication Networks.

[9]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[10]  Sundeepkumar Agarwal,et al.  Energy-Efficient, High Performance Circuits for Arithmetic Units , 2008, 21st International Conference on VLSI Design (VLSID 2008).