60 GHz power amplifier utilizing 90 nm CMOS technology

This paper presents a fully integrated 60 GHz two stage power amplifier for wireless applications using common source topology and power combining. The PA is implemented in a 90 nm low power CMOS technology. The output power of the amplifier has been improved with the help of Wilkinson power combining technique. Also the Wilkinson power combiner has been utilized as a part of input and output matching networks to match the 16 Ω at the terminals of the power amplifier to 50 Ω at the output of the Wilkinson network. At 60 GHz the power amplifier achieves 11 dBm saturation output power, 9 dBm output power at 1dB gain compression point and more than 8 dB small signal gain with a peak power added efficiency of 6%. The broadband performance of the gain has been achieved utilizing the cascaded structures. The matching networks are based on high quality factor shielded coplanar transmission lines and fixed 300 fF MIM-capacitors. The detailed design procedure and the achieved measurement results are presented in this work.

[1]  Anh-Vu Pham,et al.  A high-gain 60GHz power amplifier with 20dBm output power in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Hiroshi Kondoh,et al.  60GHz and 80GHz wide band power amplifier MMICs in 90nm CMOS technology , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  A. Babakhani,et al.  A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Transmitter and Local LO-Path Phase Shifting , 2006, IEEE Journal of Solid-State Circuits.

[5]  Amin Hamidian,et al.  A 60 GHz 18 dBm power amplifier utilizing 0.25 µm SiGe HBT , 2010, The 5th European Microwave Integrated Circuits Conference.

[6]  Ali M. Niknejad,et al.  Current combining 60GHz CMOS power amplifiers , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  G.A.M. Hurkx,et al.  Analyses and design of bias circuits tolerating output voltages above BVCEO , 2005 .

[8]  J.R. Long,et al.  Analyses and design of bias circuits tolerating output voltages above BV/sub CEO/ , 2005, IEEE Journal of Solid-State Circuits.

[9]  W. L. Chan,et al.  A 60GHz-band 1V 11.5dBm power amplifier with 11% PAE in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Andrea Malignaggi,et al.  Extraction of RF feeding structures for accurate device modeling up to 100 GHz , 2011, 2011 IEEE MTT-S International Microwave Workshop Series on Millimeter Wave Integration Technologies.

[11]  Jeng-Han Tsai,et al.  A V-Band Fully-Integrated CMOS Distributed Active Transformer Power Amplifier for 802.15.TG3c Wireless Personal Area Network Applications , 2008, 2008 IEEE Compound Semiconductor Integrated Circuits Symposium.

[12]  Andrea Malignaggi,et al.  Device characterization in 90 nm CMOS up to 110 GHz , 2011, 2011 Semiconductor Conference Dresden.