A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme

This study proposed a novel nonvolatile static random access memory (nvSRAM) cell with two ferroelectric capacitors (FeCAPs) embedded inside a 4T SRAM cell, i.e., 4T2C, for minimal area penalty and full logic compatibility. The FeCAP with 10-nm-thick Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> film shows excellent ferroelectricity (Pr <inline-formula> <tex-math notation="LaTeX">$= 15\,\,\mu \text{C}$ </tex-math></inline-formula>/cm<sup>2</sup>) and good memory characteristics (cycles <inline-formula> <tex-math notation="LaTeX">$> 10^{11}$ </tex-math></inline-formula>). The 4T2C nvSRAM is capable of storing and restoring previous memory states for nonvolatile data storage. To compensate the leakage current in the dynamic nodes of 4T load less SRAM, we propose a dynamic current compensation operation scheme by exploiting the polarization-dependent leakage current of FeCAP. Outstanding characteristics were achieved in this nvSRAM cell: 1) elimination of the dc path; 2) ultralow store and restore power consumption; and 3) high area efficiency.

[1]  Meng-Fan Chang,et al.  A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Zheng Wang,et al.  Nonvolatile SRAM Cell , 2006, 2006 International Electron Devices Meeting.

[3]  Hiroki Koike,et al.  NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors , 2001 .

[4]  Koji Yanagida,et al.  A 6T-4C shadow memory using plate line and word line boosting , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Meng-Fan Chang,et al.  RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[6]  S. Slesazeck,et al.  A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[7]  Yue-Der Chih,et al.  Zero static-power 4T SRAM with self-inhibit resistive switching load by pure CMOS logic process , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[8]  Michael J. Hoffmann,et al.  Direct Observation of Negative Capacitance in Polycrystalline Ferroelectric HfO2 , 2016 .

[9]  A. R. Aswatha,et al.  Design and Analysis of a New Loadless 4T SRAM Cell in Deep Submicron CMOS Technologies , 2009, 2009 Second International Conference on Emerging Trends in Engineering & Technology.

[10]  Meng-Fan Chang,et al.  A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications , 2010, 2010 Symposium on VLSI Circuits.

[11]  Shoichi Masui,et al.  Design and applications of ferroelectric nonvolatile SRAM and flip-flop with unlimited read/program cycles and stable recall , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[12]  S. Datta,et al.  Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors , 2016, IEEE Electron Device Letters.

[13]  Narayanan Vijaykrishnan,et al.  Harnessing ferroelectrics for non-volatile memories and logic , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[14]  Meng-Fan Chang,et al.  Design of Nonvolatile SRAM with Ferroelectric FETs for Energy-Efficient Backup and Restore , 2017, IEEE Transactions on Electron Devices.

[15]  H. Ohno,et al.  A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme , 2013, IEEE Journal of Solid-State Circuits.

[16]  K. Takeda,et al.  A loadless CMOS four-transistor SRAM cell in a 0.18-/spl mu/m logic technology , 2001 .

[17]  Cheng-Xin Xue,et al.  Nonvolatile Circuits-Devices Interaction for Memory, Logic and Artificial Intelligence , 2018, 2018 IEEE Symposium on VLSI Technology.