A Versatile CMOS Transistor Array IC for the Statistical Characterization of Time-Zero Variability, RTN, BTI, and HCI

Statistical characterization of CMOS transistor variability phenomena in modern nanometer technologies is key for accurate end-of-life prediction. This paper presents a novel CMOS transistor array chip to statistically characterize the effects of several critical variability sources, such as time-zero variability (TZV), random telegraph noise (RTN), bias temperature instability (BTI), and hot-carrier injection (HCI). The chip integrates 3136 MOS transistors of both pMOS and nMOS types, with eight different sizes. The implemented architecture provides the chip with a high level of versatility, allowing all required tests and attaining the level of accuracy that the characterization of the above-mentioned variability effects requires. Another very important feature of the array is the capability of performing massively parallel aging testing, thus significantly cutting down the time for statistical characterization. The chip has been fabricated in a 1.2-V, 65-nm CMOS technology with a total chip area of 1800 <inline-formula> <tex-math notation="LaTeX">$\times $ </tex-math></inline-formula> 1800 <inline-formula> <tex-math notation="LaTeX">$\mu \text{m}^{\mathbf {2}}$ </tex-math></inline-formula>.

[1]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  L. Larcher,et al.  Random telegraph noise: Measurement, data analysis, and interpretation , 2017, 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[3]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  Francky Catthoor,et al.  Characterization of time-dependent variability using 32k transistor arrays in an advanced HK/MG technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[5]  C. Fiegna,et al.  Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies , 2011, IEEE Transactions on Electron Devices.

[6]  Doug Edwards,et al.  Statistical Analysis Model of Nano-CMOS Variability with Intra-die Correlation Due to Proximity , 2013, 2013 8th EUROSIM Congress on Modelling and Simulation.

[7]  A. Asenov.  Simulation of Statistical Variability in Nano MOSFETs , 2007, 2007 IEEE Symposium on VLSI Technology.

[8]  Francisco V. Fernández,et al.  TARS: A toolbox for statistical reliability modeling of CMOS devices , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[9]  Asen Asenov,et al.  Key Issues and Solutions for Characterizing Hot Carrier Aging of Nanometer Scale nMOSFETs , 2017, IEEE Transactions on Electron Devices.

[10]  B. Parvais,et al.  Advanced MOSFET variability and reliability characterization array , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[11]  H. Reisinger.  The Time-Dependent Defect Spectroscopy , 2014 .

[12]  H. Reisinger,et al.  A new smart device array structure for statistical investigations of BTI degradation and recovery , 2011, 2011 International Reliability Physics Symposium.

[13]  Jörg Henkel,et al.  Reliability in Super- and Near-Threshold Computing: A Unified Model of RTN, BTI, and PV , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  G. Groeseneken,et al.  On-chip circuit for massively parallel BTI characterization , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.

[15]  Souvik Mahapatra.  Fundamentals of Bias Temperature Instability in MOS Transistors , 2016 .

[16]  Scott Taylor,et al.  On-chip I–V variability and random telegraph noise characterization in 28 nm CMOS , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[17]  Takashi Sato,et al.  Variability in device degradations: Statistical observation of NBTI for 3996 transistors , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).

[18]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[19]  B. Woolery,et al.  Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies , 2008, IEEE Transactions on Device and Materials Reliability.

[20]  D. Schmitt-Landsiedel,et al.  A 65nm test structure for the analysis of NBTI induced statistical variation in SRAM transistors , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[21]  Juin J. Liou,et al.  A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..

[22]  Guido Groeseneken,et al.  Design and simulation of on-chip circuits for parallel characterization of ultrascaled transistors for BTI reliability , 2014, 2014 IEEE International Integrated Reliability Workshop Final Report (IIRW).

[23]  Takashi Sato,et al.  BTIarray: A Time-Overlapping Transistor Array for Efficient Statistical Characterization of Bias Temperature Instability , 2014, IEEE Transactions on Device and Materials Reliability.

[24]  W. Sansen,et al.  Physical modeling and prediction of the matching properties of MOSFETs , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[25]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[26]  Chun-Lee Ler,et al.  A Compact Test Structure for Characterizing Transistor Variability Beyond $3\sigma $ , 2015, IEEE Transactions on Semiconductor Manufacturing.

[27]  G. Groeseneken,et al.  Statistical assessment of the full VG/VD degradation space using dedicated device arrays , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[28]  B. Kaczer,et al.  Relaxation of time-dependent NBTI variability and separation from RTN , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[29]  M. Nafría,et al.  Probabilistic defect occupancy model for NBTI , 2011, 2011 International Reliability Physics Symposium.

[30]  Diederik Verkest,et al.  Smart-array for pipelined BTI characterization , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[31]  Hiroshi Tsutsui,et al.  A device array for efficient bias-temperature instability measurements , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).